 PhyxionNL
|
23f515612c
|
Add Alder Lake and Jasper Lake (#589)
Fixes #588
|
2021-11-03 10:49:50 +01:00 |
|
|
sebastian-dev
|
ab6a89ea3f
|
Intel Gen11 Rocket Lake Support (#421)
Thanks to @sebastian-dev
|
2021-04-09 10:45:40 +02:00 |
|
|
Phyxion
|
fe662558f4
|
Added experimental support for Intel 06_A5h CPUs
Thanks to @moellerm.
|
2020-05-25 11:28:45 +02:00 |
|
|
Phyxion
|
3cc3d9139c
|
Add support for multiple processor groups.
Merge from upstream.
|
2020-05-11 13:29:52 +02:00 |
|
|
Phyxion
|
42e6a3eb19
|
Add support for Intel Comet Lake
Also add CORS header for https://github.com/openhardwaremonitor/openhardwaremonitor/issues/1234
|
2020-03-02 17:14:00 +01:00 |
|
|
Phyxion
|
5bd108167d
|
Restore OHM in copyright statement
|
2020-02-28 11:39:25 +01:00 |
|
|
Stefan Hirschmann
|
404b2a766b
|
Add support for Intel Goldmont, Goldmont Plus, Cannon Lake, Ice Lake, Tiger Lake and Tremont microarchitectures (#170)
Thanks to @hirschmann
|
2019-11-21 14:34:46 +01:00 |
|
|
Phyxion
|
059b43cc14
|
Unify remaining memory names
|
2019-10-11 12:39:56 +02:00 |
|
|
Phyxion
|
73378f7c7b
|
Code style #130 (#132)
This closes #99.
|
2019-09-23 19:29:10 +02:00 |
|